Software Product Lines (SPLs) are an approach to reuse in-the-large that models a set of closely related software systems in terms of commonalities and variabilities. Design patterns are best practices for addressing recurring design problems in object-oriented source code. In the practice of implementing an SPL, instances of certain design patterns are employed to handle variability, which makes these "variability-aware design patterns" a best practice for SPL design. However, there currently is no dedicated method for proactively developing SPLs using design patterns suitable for realizing variable functionality. In this paper, we present a method to perform generative SPL development with design patterns. We use role models to capture design patterns and their relation to a variability model. We further allow mapping of individual design pattern roles to elements of realization artifacts to be generated (e.g., classes, methods) and check the conformance of the realization with the specification of the pattern. With this method, we support proactive development of SPLs using design patterns to apply best practices for the realization of variability. We present an implementation of our approach within the Eclipse IDE and demonstrate it within a case study.
Introduction
Design patterns are templates for standard solutions to recurring design problems, predominantly in object-oriented languages [16] , e.g., Java, C/C++ or UML class diagrams (see Sec. 2.2). Software Product Lines (SPLs) are an approach to reuse in-the-large where a family of closely related software systems is represented in terms of commonalities and variabilities-often referred to as features (see Sec. 2.1). SPLs utilize, among others, object-oriented programming and modeling languages to realize features.
In our previous work [33, 34] , we analyzed multiple SPLs for their use of design patterns. We found that instances of the Observer [16] , Strategy [16] and Template Method [16] patterns are used to explicitly realize variability. Furthermore, we determined that there also are common practices with regard to how the different entities of a design pattern are distributed to individual features of a feature model in an SPL. As an example, Fig. 1 illustrates the Observer pattern, where an entity produces state changes (Observable/Subject) that are received by a loosely coupled interested entity (Observer/ConcreteObserver), e.g., to react to these state changes. Within the exemplary usage of Fig. 1 in an SPL context, the concrete entities of the pattern (i.e., ConcreteObserver, Subject) are realized by different features than the more general entities (i.e., Observer, Observable). The features of the figure are abstractions from a concrete SPL we inspected. Furthermore, we have determined that the distribution of a design pattern's entities to features follows specific rules [32] (see Sec. 3) in order to realize functionality associated with particular features. With these findings, design patterns can be considered a best practice in SPL design so that it seems well-advised to explicitly employ them in developing SPLs. A design pattern is instantiated by implementing its entities in a particular language, e.g., Java or UML. Furthermore, the instantiation of variability-aware design patterns needs to incorporate the distribution of the individual entities of the design pattern to different features. Performing this procedure manually is both tedious and error-prone as the specification of the design pattern may inadvertently be violated by improper implementation.
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To aid the process of applying variability-aware design patterns to SPLs as best practices for design, we present a generative method that allows tailoring a pattern's realization to a particular SPL and that generates realization artifacts that instantiate the pattern with provided parameters.
The rest of this paper is structured as follows: Sec. 2 provides foundations of SPLs, design patterns and role modeling. Sec. 3 elaborates on how to specify variability-aware design patterns as reusable catalog entries. Sec. 4 introduces our method to apply variability-aware design patterns to SPLs by generating required realization artifacts that contain appropriate variability information. Sec. 5 elaborates on the model-based implementation of our method. Sec. 6 demonstrates the feasibility of our method within a case study. Finally, Sec. 7 discusses related work before Sec. 8 closes with a conclusion and an outlook to future work.
Foundations
The work presented in this paper generates artifacts of Software Product Lines (SPLs) by applying design patterns specified using role modeling. The following sections briefly introduce each of these constituents.
Software Product Lines (SPLs)
Software Product Lines (SPLs) represent a family of closely related software systems in terms of common and variable functionality in order to foster large-scale reuse. In the conceptual problem space, a variability model governs configuration knowledge, e.g., in the form of a feature model [12, 18] (see Fig. 6 ), which represents configurable conceptual entities as features with a particular variation type: mandatory features are marked with filled circles and optional features are marked with hollow circles. Additionally, features may be assembled in groups that further restrain configuration options: alternative groups allow selection of exactly one of the contained features and are marked with a hollow arc whereas or groups demand the selection of at least one feature and are marked with a filled arc. A configuration of a feature model is a selection of features that is valid with regard to the configuration knowledge.
In the solution space, an SPL is implemented by various realization artifacts, such as source code or models. A variant derivation mechanism is employed to transform a conceptual configuration to a concrete variant or product of the SPL. Three principal types of variant derivation mechanisms may be distinguished [19, 31] : Annotative approaches assemble the variations of all possible configurations within a single artifact, e.g., as with the C/C++ preprocessor 1 and the Java preprocessor Antenna 2 . During variant derivation, the parts that are not needed within a variant are removed. Compositional approaches explicitly model the common core functionality of all configurations and, during variant derivation, add functionality required by individual features, e.g., as feature modules within Feature Oriented Programming (FOP) [3] . Transformational approaches designate a core variant that is changed through adding, modifying and removing elements to create a target variant that conforms with a particular configuration, e.g, as with delta modeling [10, 30] .
Furthermore, three principal types of SPL development may be distinguished [23] : In proactive development, an SPL is newly developed without any previous system. In reactive development, an existing system is extended with variabilities as configuration options. In extractive development, an SPL as a managed approach to variability is introduced to a monolithic system. The method presented in this paper supports generative SPL development for 1 https://gcc.gnu.org/onlinedocs/cpp 2 http://antenna.sourceforge.net/wtkpreprocess.php proactive and reactive SPL development. Supporting extractive development is part of future work.
Design Patterns & Role Modeling
Design patterns are best practices for solving recurring design problems in object-oriented source code and similar realization artifacts (e.g., UML class diagrams) [16] . A design pattern does not describe one concrete solution but provides guidelines on how to determine a specific design for a particular problem. For example, the Observer design pattern describes a solution for notification of state changes to loosely coupled interested parties. Its general structure as defined in [16] is presented in the upper part of Fig. 1 .
Catalogs of design patterns specify individual design patterns, i.a., by their name, a description of the problem they address and a diagram of the different participating entities and their relations. The latter is usually presented in a form similar to UML class diagrams. Hence, design patterns are usually presented using a static design decision that describes one particular instantiation of the pattern. However, the same design pattern can manifest in different languages and in (slightly) different designs. Hence, a notation is required that captures the essence of a design pattern independently of the realization language and the exact structure of the implementation. The UML-like notation used in [16] only satisfies the first point but seemingly suggests a fixed design. To remedy this problem, Riehle [27] suggests employing role modeling [25] as a means to represent design patterns. Role modeling describes dynamic object collaborations instead of a concrete design. Roles are defined as a language independent unit of collaboration. Their potential interactions are specified by relations between them. Roles can be played by various different entities (e.g., source code elements) to instantiate a role model (see below). Fig. 2 represents roles and six relations, which are used as language elements for role modeling throughout the paper. We base our notation on that of [29] , which defines the relations a) -e) as follows: The use relation describes that a role R1 employs role R2. The association expresses that a role R1 is in relation to role R2. The prohibition specifies that a role R1 and role R2 may never be played by the same entity. The implication defines that, whenever an entity plays a role R1, it also has to play R2. The equivalence relation expresses that two roles R1 and R2 always have to be played together. In Fig. 2 f) , we add a further construct for the requirement relation to express dependence of a role R1 on a role R2 in the sense of a has-a relation for composition (see Sec. 3). Using these language elements, it is possible to describe design patterns using role modeling. For example, Fig. 3 shows the Observer design pattern represented as role model. To instantiate a role model for a particular design, its roles are mapped to entities of the implementing language (e.g., specific classes of Java), which satisfy the constraints of the role model (e.g., through their inheritance relations). For example, Fig. 4 shows one possible instantiation of the Observer design pattern for UML class diagrams. Even though the structure and names of the concrete design are not identical to those specified in the UML-like notation of the pattern (see Fig. 1 ), the instantiation of the design pattern is considered valid as it satisfies the constraints specified within the respective role model. We argue that role modeling is a suitable notation to specify the constraints on the structure of design patterns as the notation is independent of both the implementation language as well as the specific design to instantiate the pattern in a particular language.
Specification of Design Patterns
As part of our previous work on analyzing SPLs [33, 34] , we detected that design patterns were not only used within individual features but also across features to realize variability. For example, we found the Observer pattern decomposed over several features (see Fig. 1 ) where the loose coupling for information on state changes is used for communication over various features, e.g., with the general roles of the design pattern (Observer/Observable) implemented within one feature and the more specific roles (ConcreteObserver/Subject) being implemented within descendant features.
To use design patterns in various languages, it is necessary to capture their essential characteristics. Existing catalogs list each design pattern with information such as its name, description, structure, intended use, addressed problem and application context. We use similar information as basis for the specification of variabilityaware design patterns. For the general demand on the structure of the feature model, we utilize a role model with syntax similar to the one of the Observer pattern displayed in Fig. 3 , which we refer to as Design Pattern Role Model (DPRM).
To make a design pattern "variability-aware" for use within an SPL context, the rules and constraints that govern which roles of the design pattern are realized by which features have to be captured as part of the design pattern specification. However, the structure of the feature model representing the variable nature of a design pattern may take different concrete forms, e.g., as various different (partial) feature models may represent the same configuration logic. Hence, to support a generative procedure for instantiating design patterns within different SPLs (see Sec. 4), providing a concrete excerpt of a feature model along with the design pattern does not suffice to describe all of the pattern's potential distributions over features.
To remedy this problem in the specification of a variabilityaware design pattern, we devised Family Role Models (FRMs) [32] as a notation to capture constraints on the variable application of design patterns independent of the concrete structure of the specific feature model. FRMs are based on role modeling and, thus, utilize feature roles 3 and their relations to describe requirements on the configuration logic. An FRM is retrieved from a design pattern's DPRM and knowledge of its possible use across features as determined by analyses of practical applications of the pattern within SPLs [32] . The constraints of the FRM specify in which way the feature roles may be mapped to individual features of a specific feature model. Fig. 5 a) shows an example of the FRM for the Observer pattern. The DPRM and the FRM of a variability-aware design pattern represent a separation of concerns: The DPRM specifies constraints on the structure of the design pattern in possible realizations and the FRM defines constraints on the variable use within an SPL. To specify a variability-aware design pattern, the FRM is associated with the DPRM of the design pattern by mapping the feature roles to the design pattern roles, e.g., as in Fig. 5 b) for the Observer pattern.
FRMs utilize the four language elements from Fig. 2 c) -f) with the following semantics: The prohibition specifies that a feature role A and a feature role B may not be mapped to the same feature. The implication expresses that a configuration that contains the feature mapped to feature role A always has to contain the feature mapped to feature role B. The equivalence relation defines that the feature role A and the feature role B have to be played by features that inevitably appear together in all possible configurations or by the same feature. Finally, the requirement relation states that the feature of feature role A depends on the feature played by feature role B (e.g., for implementation reasons) so that the feature of feature role B has to appear in all configurations that contain the feature of feature role A.
An FRM may be satisfied by various different concrete feature models provided that the respective mapping fulfills the constraints of the FRM. For example, the FRM of the Observer design pattern from Fig. 5 a) may be realized by feature models such as the ones presented in Fig. 6 . Even though these feature models are structured entirely differently and specify different configuration options, they are similar in the sense that they can be used to realize the variable nature of the Observer pattern so that its general parts are always present if the specific parts may be selected as part of a configuration. Hence, FRMs capture the essential variable nature of a design pattern independently of the feature model's concrete structure of the SPL the pattern should be applied in.
Application of Design Patterns
With the uniform and semi-formal specification of variabilityaware design patterns presented in Sec. 3, it is possible to provide support for applying patterns in order to generate parts of an SPL's realization artifacts (e.g., source code, design models). In the SPL context, design patterns may be used to implement functionality that is distributed over various features, e.g., an algorithm where the principle structure is defined in a base feature but where the specific parts vary depending on the selection of a particular child feature. To create an implementation of a design pattern in a suitable notation, the elements of the design pattern have to be mapped to realization artifacts. To further incorporate the variability-aware nature of the design pattern, it has to be associated with the features of a feature model. In our method, the respective realization artifacts are generated to realize the design pattern but to also respect its variable nature. To ensure conformance of the realization of a design pattern with its respective specification, we perform validation on both the association with the feature model as well as with the generated realization artifacts. Fig. 7 presents an overview of the method. At point 1, the Family Role Model (FRM) is mapped to a feature model and the mapping is checked for validity. At point 2, the Design Pattern Role Model (DPRM) is mapped to elements of realization artifacts that are generated. The following sections elaborate on these constituent processes in detail.
Family Role Model (FRM) and Feature Model
Using the information from the FRM of a variability-aware design pattern's specification, it is possible to establish the connection between the design pattern and the (already existing) feature model of the targeted SPL. For this purpose, each feature role of the FRM has to be associated with a specific feature. As domain knowledge is required to understand the meaning of individual features, creating the FRM mapping is a process that cannot be automated. Hence, FRM roles have to be assigned manually to suitable features to accommodate for the variable nature of the design pattern.
For the mapping to be complete, each feature role of the FRM has to be assigned to a particular feature. However, it is possible that a single feature plays multiple roles at a time. Fig. 8 shows two tentative mappings of the FRM of the Observer design pattern to an exemplary feature model. Even in this synthetic example of limited size, it is not immediately obvious whether a particular mapping to a given feature model satisfies the rules of the FRM. With feature models from realistic SPLs, this problem is amplified. Yet, the correct mapping of the FRM to the feature model is essential for a proper instantiation of the variability-aware design pattern. Hence, we devised a procedure to detect and enforce valid FRM mappings. In the following, we explain this procedure and demonstrate it by showing that the mapping of Fig. 8 a) is invalid with regard to the rules of the FRM described in Fig. 5 a) whereas that of Fig. 8 b) is valid.
A mapping of an FRM to a feature model is considered valid when three conditions are satisfied: a) all feature roles are assigned to a feature, b) all role prohibitions are respected by the mapped features and c) the configuration logic of the feature model and its cross-tree constraints guarantee that the constraints of the FRM are satisfied for all possible configurations. Condition a) is trivial to check on the mapping of the FRM to the feature model. Condition b) is also checked directly on the mapping by comparing the identity of the features mapped to the respective feature roles of the prohibition: If the features are distinct, the role prohibition is respected. However, condition c) is harder to check so that we formulate a Boolean Satisfiability (SAT) [36] problem of the feature model, its crosstree constraints and the FRM with its mapping to the feature model. To test a SAT problem, a multiple conditions are phrased as prepositional formulas over Boolean variables, and a SAT Solver attempts to find a valid assignment of truth values to all variables in order to demonstrate that the problem can be satisfied. In the following, we elaborate on the respective procedure within our method and illustrate it for the example of Fig. 8 by formulating and solving the SAT problem.
In accordance with the literature [4] [5] [6] , the configuration logic of a feature model is converted to SAT conditions by first creating a Boolean variable for each feature and then transforming the variation types and relations of features. This procedure consists of applying the following five rules:
1. The root feature R of a feature model is implicitly mandatory, which results in the SAT condition R ≡ true. 2. Selection of each child feature C demands selection of its parent feature P, which results in the SAT condition C → P. 3. Selection of a parent feature P demands selection of each mandatory child feature C, which results in the SAT condition P → C. 4. Selection of a parent feature P demands selection of at least one of the child features C1. . . Cn contained in an or group, which results in the SAT condition P → C1 ∨ . . . ∨ Cn. 5. Selection of a parent feature P demands selection of exactly one of the child features C1. . . Cn contained in an alternative group, which results in the SAT condition P → C1 ⊕ . . . ⊕ Cn (with ⊕ denoting the exclusive or).
Furthermore, cross-tree constraints of the feature model given as propositional logic over features may directly be used as SAT condition 4 . The formulation of a feature model and its cross-tree constraints as SAT conditions is illustrated in Fig. 9 for the feature model in the example of Fig. 8 .
In addition to the feature model, the FRM and its mapping are formulated as SAT conditions as well. As described in Sec. 3, FRMs are formulated using merely the four role modeling language elements from Fig. 2 c) -d) . Role prohibition is checked directly on the FRM mapping as specified above. The remaining three constructs are formulated as SAT conditions as follows: Figure 7 . Overview of the procedure to apply variability-aware design patterns within Software Product Lines (SPLs).
F5 -> F3 Figure 9 . Example of formulating a feature model as SAT conditions.
1. A role implication between roles R1 and R2 is formulated as implication R1 → R2. 2. A role equivalence between roles R1 and R2 is formulated as equality R1 ≡ R2.
A requires relation
5 between roles R1 and R2 is formulated as implication R1 → R2. To integrate these conditions into the SAT of the feature model, each reference to a feature role of the FRM is replaced with the respective associated feature of the FRM mapping. Fig. 11 shows the substitution of features for FRM feature roles assuming the FRM mapping of Fig. 8 a) .
The resulting SAT conditions represent the rules of the FRM when using the specified FRM mapping, which must hold for all possible configurations. Rephrasing this condition, it is also possible to state that, in a valid mapping, it must not be 5 Despite similarly formulating role implication and requires relation as a logical implication, both syntactic elements are different on the level of FRMs due to their intended use: a role implication represents an is-a relation in the sense of subsumption, whereas a requires relation denotes a has-a relation in the sense of composition. Figure 11 . Example of substituting concrete features for feature roles using the FRM mapping of Fig. 8 a) .
possible to violate either one (or any combination) of these rules. To determine whether an FRM mapping may be violated and, thus, is invalid, we negate each individual SAT condition of the FRM rules and form a disjunction of the resulting constituents. For the example of Fig. 11 , the resulting condition is
Using the resulting SAT condition along with those of the feature model creates a satisfiability problem to determine whether an FRM mapping is invalid. We negate the result of solving this problem to retrieve an answer to the question whether an FRM mapping is valid. For example, for the mapping of Fig. 8 a) , a SAT solver would find a solution, such as the configuration {F1, F2, F3, F5}, which violates the requires relation between C and D so that the FRM mapping is considered invalid. To create the SAT for the FRM mapping in Fig. 8 b) , the majority of the previously performed encoding may be reused and merely the substitution of mapped features for the feature roles of the FRM has to be performed again. When using the FRM mapping of Fig. 8 b) , the following constraint for the FRM is created: F2) . A SAT solver fails in finding a solution because the SAT is unsatisfiable, which, in turn, means that it is impossible to violate the rules of the FRM with any configuration. Hence, the mapping of Fig. 8 b) is considered valid.
This procedure implicitly assumes that no contradictions in the feature model exist, which would lead to an unsatisfiable SAT and, consequently, the false conclusion that the FRM mapping was valid. Hence, we check the satisfiability of the feature model on the respective SAT conditions before checking the validity of the FRM mapping.
Design Pattern Role Model (DPRM) and Realization Artifacts
To generate realization artifacts of a design pattern, it is further necessary to associate the roles of the DPRM of a variability-aware design pattern with the realization artifacts that should instantiate the pattern. In our method, we support both proactive and reactive development of an SPL (see Sec. 2.1). Conceptually, the creation of the DPRM mapping differs depending on which development methodology is utilized: In reactive development, a part of the SPL already exists so that roles may be mapped to existing realization artifacts that are extended by generation, e.g., a DPRM role may be mapped to an existing Java class that is extended by a generated method realizing part of a design pattern. In proactive development, realization artifacts instantiating a particular variability-aware design pattern are generated anew so that they do not exist as target of a mapping beforehand. Hence, for this case, it is not possible to create a mapping to elements of existing realization artifacts so that we use placeholder elements in the sense of a proxy [16] that contain enough information to instantiate a realization element in the generation process, e.g., if a Java class is to be generated, the package and class names are required. To generate an implementation for the design pattern, further general parameters are required depending on the target language of generation, e.g., the source folder for Java code or the model file for a UML class diagram.
With these parameters for the realization artifacts and the mapping of the DPRM, it is possible to generate the implementation of a design pattern. We utilize model-based techniques for the generation by defining metamodels for the addressed target languages (see Sec. 5). Generating the realization artifacts means building instances of the respective metamodels and serializing them in an appropriate form 6 , e.g., in the textual syntax of Java (see Sec. 5). Figure 12 . A composer is used to generate the implementation for a particular variability-aware design pattern in a specific target language with a selected variability realization mechanism.
The procedure for generating an instance of a variability aware design pattern is specific to the target language as patterns may require different realizations in different languages. Furthermore, the employed variability realization mechanism determines which artifacts are generated (e.g., Java code fragments for FOP but delta modules for DeltaJ, see Fig. 13 ). To abstract from these specifics as far as possible, we define a composer (see Sec. 5), which targets a selected variability-aware design pattern to generate the realization artifacts for a particular target language (e.g., Java, UML) using a specific variability realization mechanism (e.g., FOP, DeltaJ). Composers may be created and contributed by developers external to our method for reasons of extensibility. The specifics of generating an implementation are encapsulated within the composer.
It is essential to validate that the created implementation conforms to the specification of the design pattern. Hence, we check the generated artifacts for conformance with the constraints defined for the structure of the pattern in the DPRM: The DPRM of the Observer pattern from Fig. 3 and its example mapping from Fig. 4 illustrate that the relations of the DPRM have to be maintained in the realization artifacts of the target language to consider an implementation a valid instantiation of the pattern. A valid mapping of the Observer pattern's DPRM may similarly be employed to generate Java source code. Even though the implementations may not exactly replicate the structure and naming of the DPRM, they may realize the constraints of the DPRM by using the constructs of the target language, e.g., the inheritance mechanism represents the implication relation of the DPRM.
To validate the DPRM mapping to realization artifacts, it is not possible to reduce the elements of the target language to conditions of a SAT problem as the relations between DPRM roles may be realized by different constructs of the target language, which could no longer be distinguished when reducing them to conditions of a SAT problem. Hence, for the validation of the DPRM mapping, the relations of the role model have to be lifted to the concepts of each realizing target language.
For this purpose, we introduce language-specific validators for the DPRM mapping for each of the supported target languages (e.g., Java). A validator receives as input the generated artifacts in model-based form, the DPRM of the selected design pattern as well as the mapping from the DPRM to the generated realization artifacts. During validation, the validator assesses whether each of the relations specified in the DPRM is satisfied by the realization artifacts assigned to the pattern roles via the DPRM mapping. For the equivalence and prohibition relation of the DPRM, by default, this check may be performed in a language-agnostic way by determining whether the respective realization elements of the roles have the same or a different identity, respectively. The procedure may be specialized for individual languages, e.g., equivalence might also be satisfied if the respective roles are mapped to two physically separated elements if they form a logically cohesive unit.
In either case, the checks for the use, association and implication relations are language dependent. For example, for Java, the respective relations of the DPRM may be realized as follows: The use relation between roles R1 and R2 is realized if the class associated with R1 invokes the element associated with R2, e.g., if R2 is associated with a method, by performing a call of that method. The association between roles R1 and R2 is realized by fields of a class associated with R1 that reference the class associated with R2. Depending on the multiplicity of the association, the field has to either be of a collection type (multiplicity 2-*) or the concrete type (multiplicity 0-1) associated with R2. Finally, an implication between roles R1 and R2 is realized by the inheritance relation of the class associated with R1 if the class/interface associated with R2 is extended/realized by the class associated with R1, respectively. Each of these relations may be satisfied transitively so that, e.g., the implication may be satisfied by multiple inheritance levels connecting the classes mapped to the respective DPRM roles.
Even though there are similar concepts in the example target languages of Java and UML class diagrams, they are realized differently in the respective metamodels so that they cannot be checked in a uniform way. Furthermore, other languages may provide different means of realizing various relations, e.g., languages supporting mixins [7, 13] may also use this mechanism to realize the implication relation. Validators can be adapted to also accommodate for these language constructs in order to assure that the generated realization of a design pattern conforms with its essential structural specification in the DPRM even though the implementation may differ in details.
Implementation
We implemented the method to generate variability-aware design pattern instantiations as presented in this paper within the Eclipse IDE. Throughout the implementation, we utilize the Ecore metamodeling notation from the Eclipse Modeling Framework (EMF): We created a textual Domain-Specific Language (DSL) using Xtext 7 of the EMF to specify patterns with their respective details according to Sec. 3. We added three further metamodels for DPRMs, FRMs and their mappings, whose instances may, e.g., be created using a graphical notation similar to Fig. 3 and Fig. 5 . We created an Eclipse extension point to register variability-aware design patterns with our system, which provides for loose coupling and extensibility. We created a further Eclipse extension point to register composers with our system, which instantiate variability-aware design patterns so that additional languages and variability realization mechanisms may be incorporated into the generation process.
To support application of a variability-aware design pattern within an SPL, we provide guidance to developers. The description of a design pattern's intent, addressed problem, application context and its specific focus on variability may be utilized in selecting a suitable design pattern to realize variable functionality. We currently supply specifications of the variability-aware Observer, Strategy and Template Method patterns in accordance with the findings in our previous work [32] [33] [34] .
As part of preparing the generation process, we further support creating the mapping of the FRM to the feature model of the SPL. We implemented the procedure of formulating the mapping as SAT from Sec. 4.1 to provide user guidance by excluding features that are invalid as targets for the mapping of an FRM role as well as to enforce validity of the created mapping. In addition, it is possible to define the mapping of DPRM roles to elements of realization artifacts. With reactive SPL development, this means that the roles are mapped to already existing elements. With proactive SPL development, this means that parameters, such as package and class names, are provided for the respective elements of the realization artifacts that are subsequently generated.
Furthermore, an appropriate composer may be chosen that instantiates the variability-aware design pattern for the intended target language with the desired variability realization mechanism. As a proof of concept for different languages used in the generation process, we currently support the textual Java language as well as graphical UML class diagrams, which we equally perceive as models (see below). To support variability-aware application of a design pattern within the realization artifacts of an SPL, we support the following variability realization mechanisms: For Java, we support the Antenna preprocessor (annotative), FOP (compositional) and DeltaJ (transformational). For UML class diagrams, we support annotation of variable parts with feature expressions through comments (annotative). Each of the respective composers may be used in proactive and reactive development generating all or only a part of the required realization artifacts, respectively.
For the model-based generation, we use the Java Model Printer and Parser (JaMoPP) 8 to perceive Java code as EMF-based model as well as the EMF metamodel for UML provided by Eclipse 9 . We further incorporate the notion of variability into the generation process by evaluating the FRM mapping and using its information for the realization artifacts. Depending on the variability realization mechanism of the chosen composer, the content or even the type of generated artifact may differ: With Antenna preprocessor annotations in Java, variability information is encoded into comments so that regular Java code may be generated. With FOP, feature modules with Java code are created that are syntactically valid but may not be valid with regard to static semantics when inspected in isolation, e.g., when a variable is referenced that is defined in another feature module. Finally, with DeltaJ, delta modules are created that contain transformation instructions in a domain-specific language that closely resembles Java but differs in syntax. Fig. 13 illustrates each of these cases with an example.
We support each of the illustrated cases by supplying composers for the variability-aware design patterns Observer, Strategy and Template Method with the target languages Java and UML class diagrams using the variability realization mechanism Antenna, FOP, DeltaJ and annotations through comments. With this contribution, it is possible to generate the instantiation of variability-aware design patterns as best-practices for the creation of variable functionality within SPLs. Our generative method improves over a manual procedure in that it ensures that the realization of the design pattern and its variable nature are in accordance with its specification while still allowing flexibility in creating implementations that slightly diverge from the default naming and structure of a design pattern.
Case Study
To demonstrate the feasibility of our method, we performed a case study utilizing the presented generation procedure: In our previous work [32] , we analyzed 8 FOP-based SPLs, realized in Java, for the usage of variability-aware design patterns. We found multiple instances of design patterns that were distributed across various features. Within the case study of this paper, we use our generative method to re-create instantiations of the respective design patterns that are similar to the ones we detected previously.
We performed the case study as follows. We extracted the design pattern instances from the FOP-based SPLs FeatureAMP 10 , GameOfLife 11 and Violet 12 , which contain instances of the variabilityaware Observer, Strategy and Template Method patterns, respectively [32] . Using our implementation, we re-created these design pattern instances by generating or extending respective realization artifacts in Java using FOP as variability realization mechanism. For example, for the Observer pattern in FeatureAMP, we mapped the respective realization artifacts to their implementing features as illustrated in Fig. 14 . In order to create multiple different instances of the ConcreteObserver and Subject, we applied the pattern generation multiple times. First, we proactively created the realization artifacts for the pattern abstractions, i.e., Observer, Observable including one instance of each Subject and ConcreteObserver. Afterwards, we reactively generated other instances for the Subject or ConcreteObserver by mapping the roles for the abstractions to their, now existing, realization artifacts. Furthermore, we improved over the existing SPL realization in FOP by further utilizing other variability realization mechanisms to incorporate variability in Java, namely the Antenna preprocessor and DeltaJ. In addition to generating Java code for variability-aware design patterns, our implementation is capable of also generating an analogous instantiation of a variability-aware design pattern as UML class diagram.
We found that our approach and corresponding implementation are capable of re-creating equivalent design pattern instances for the pattern instances detected in our previous work. Moreover, only valid pattern instances in accordance to the DPRM and FRM could be created. However, manual adaptation and integration were necessary to create an implementation that is identical to that of the original SPL. For example, for the Observer pattern in FeatureAMP, Figure 13 . Examples of Java artifacts generated for different variability realization mechanisms when mapping FRM role D to a feature MP3: a) annotative with Java code that contains Antenna preprocessor comments, b) compositional with a FOP feature module, c) transformational with a DeltaJ 1.5 delta module. this included, i.a., introducing generics to the Observer interface or registering ConcreteObservers at the corresponding Subjects. We could perform these adaptations using tools provided by the Eclipse IDE, such as semantics preserving refactorings. Interpreting these results, our approach is feasible and facilitates applying variability-aware design patterns as best practice in creating SPLs. However, advanced tool support that allows more interaction with developers could further reduce effort. For example, the generation of multiple realization artifacts for one role of the DPRM, e.g., for multiple ConcreteObservers, could be facilitated by allowing description of cardinalities for roles in the DPRM and adapting the mapping process accordingly. Moreover, necessary adaptations to the generated pattern instance that can be performed using refactorings could also be implemented in more advanced composers. Yet, we showed that the method of this paper may be employed to generate instances of design patterns as they are used in practice by manual implementation.
A threat to validity of the case study is the uncertainty regarding whether the design patterns we extracted from FOP code may equally be used as best practices within other variability realization mechanisms. However, the results of our generative method with other variability realization mechanisms, such as DeltaJ, suggest that the design patterns may be used analogously. Moreover, we only inspected Java code for extracting variability-aware design patterns [32] . Programming languages offering advanced language constructs such as, e.g., Scala or Ruby, may present different incarnations of variability-aware design patterns, which may require an adaptation of the generation procedure. However, we showed the principle procedure of adapting our method to other target languages by also supporting UML class diagrams int he generation process.
In conclusion, automatically generating instances of variabilityaware design patterns for different languages and various variability realization mechanisms using our method based on DPRMs and FRMs is feasible and reduces effort as well as proneness to errors when compared to a manual procedure.
Related Work
Multiple authors recognized the benefits of employing design patterns by generating source code for them or by restructuring existing code to utilize design patterns [8, 9, 14, 15] . Albin-amiot et al. [1] propose a metamodel to describe design patterns, which is used for both design pattern detection and code synthesis. However, neither of these approaches supports the use of variability-aware design patterns in an SPL context. Yet, our method aligns with their general practice of providing user guidance in applying an appropriate design pattern and ensuring its adequate realization.
Existing research on design in SPLs includes Apel and Beyer [2] investigating cohesion and coupling between features in featureoriented SPLs and Kästner et al. [20] discussing benefits and costs of feature interfaces. We contribute to this research by providing a generative approach to proactively and reactively apply design patterns as best practices for SPL development.
Hannemann and Kiczales [17] modularize design patterns in the context of ASPECTJ [22] , an extension to Java allowing AspectOriented Programming (AOP) [21] , which can also be used for SPL development. They propose AspectJ implementations of the design patterns documented by Gamma et al. [16] pointing out potential benefits compared to standard pattern implementations. However, unlike with our approach, they do not inspect the variability-aware usage of the patterns or generate pattern implementations.
Riehle [27, 28] also describes design patterns using role modeling as language-independent notation. However, the work neither inspects nor documents the usage of these patterns within an SPL context.
Reimann et al. present generic model refactorings where they use role modeling to specify the principle structure of an implementation similar to how we do for design patterns [26] . However, unlike with our approach, they do not generate an implementation from the role model but use it to perform semantics preserving transformations to similarly structured implementations, which supports various languages. Their work may be complementary to our future work in supporting extractive SPL development when using their refactorings to restructure a legacy code base to an SPL by utilizing variability-aware patterns.
Conclusion
In this paper, we presented a method to specify and apply variabilityaware design patterns as best practices for SPL design within a generative procedure to create suitable implementations of a pattern. We specified variability-aware patterns with their respective data (name, description etc.) as well as two role models for the design pattern (DPRM) as well as constraints on its variable nature within an SPL (FRM). Within the generation procedure, the FRM of a variability-aware design pattern is associated with a particular feature model of an SPL to tie a design pattern to an SPL. We showed how to utilize the specified FRM to validate and enforce validity of the mapping using a SAT solver. Furthermore, the DPRM is associated with the realization artifacts that are to be generated for the design pattern, and the validity of the generated artifacts is validated with regard to the specification within the DPRM. In addition to the strictly generative procedure for proactive SPL development, we also support reactive SPL development where only parts of the implementation are generated within an already existing infrastructure. We implemented this procedure on basis of EMF for use within the Eclipse IDE and demonstrated its feasibility within a case study re-creating the realization of variability-aware design patterns we found used in practice as part of our previous work [32] .
In our future work, we will extend the procedure to also generate C++ code that contains preprocessor directives to annotate code passages as belonging to a particular feature combination as is used frequently in industrial practice [11, 24] . In addition, besides proactive and reactive SPL development, we will develop our approach further to cope with extractive SPL development. Finally, we intend to evaluate our approach by first having a third party transform the design-pattern aware tool JHotDraw 13 to an SPL and then attempting to rebuild its design patterns using our generative technique to instantiate variability-aware design patterns in SPL creation.
